

05/13/99  
Jc598 U.S. PTO

# LERNER AND GREENBERG, P.A.

PATENT ATTORNEYS AND ATTORNEYS AT LAW

2200 Hollywood Boulevard  
Hollywood, Florida 33020  
Tel: (954) 925-1100  
Fax: (954) 925-1101

Herbert L. Lerner (NY Bar)  
Laurence A. Greenberg (FL Bar)

Werner H. Stemer (Reg. Pat. Agent)  
Ralph E. Locher (FL, IL, MO Bars)  
Manfred Beck (German Pat. Agent only)  
Mark P. Weichselbaum (TN Bar)  
Gregory L. Mayback (FL Bar)  
Otto S. Kauder (Reg. Pat. Agent)  
Adam A. Jorgensen (Reg. Pat. Agent)

e-mail:  
patents@patentusa.com

Mailing Address:  
Post Office Box 2480  
Hollywood, FL 33022-2480


New York Office  
153 E 57th Street  
Suite 15G  
New York, NY 10022

Jc135 U.S. PTO  
09/31/18  
05/13/99

"Express Mail" mailing label number EL080657399US  
Date of Deposit May 13, 1999

I hereby certify that this paper or fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231.

Docket No.: GR 98 P 1716

  
Xiomara D. JUNCO

Date: May 13, 1999

Hon. Commissioner of Patents and Trademarks  
Washington, D.C. 20231

Sir:

Enclosed herewith are the necessary papers for filing the following application for Letters Patent:

Applicant : PATRICK HEYNE ET AL.

Title : OPTIMIZED-DELAY MULTIPLEXER

1 sheet of formal drawings in triplicate.


A check in the amount of \$760.00 covering the filing fee.

Information Disclosure Statement and 2 References.

This application is being filed without a signed oath or declaration under the provisions of 37 CFR 1.53(d). Applicants await notification of the date by which the oath or declaration and the surcharge are due, pursuant to this rule.

The Patent and Trademark Office is hereby given authority to charge Deposit Account No. 12-1099 of Lerner and Greenberg, P.A. for any fees due or deficiencies of payments made for any purpose during the pendency of the above-identified application.

Respectfully submitted

  
For Applicants

LAURENCE A. GREENBERG  
REG. NO. 29,306

LAG:tg

OPTIMIZED-DELAY MULTIPLEXER

5 Background of the Invention:

Field of the Invention:

The invention relates to a multiplexer with an optimized delay. The multiplexer comprises at least two pass elements which can each be driven via a first path by a control signal directly, and via a second path by the control signal inverted by an inverter.

Multiplexers and demultiplexers are usually produced using tristate inverters or pass elements or NAND gates. Tristate inverters in this context are inverters which have three states, namely "1", "0" and "high resistance."

Fig. 3 illustrates an exemplary embodiment of a prior art demultiplexer with pass or transfer elements 1, 2 and an inverter 3. The pass element 1 comprises an n-channel MOS transistor 4 and a p-channel MOS transistor 5. Similarly, the pass element 2 comprises an n-channel MOS transistor 6 and a p-channel MOS transistor 7. The transistors 4 and 5 are connected in parallel with one another, as are the transistors 6 and 7. A first input signal IN1 is fed via the source-to-drain path of the transistors 4, 5, while a second input

signal IN2 is fed via the source-to-drain path of the transistors 6 and 7. The outputs of the two pass elements 1, 2 are connected to a common output node OUT. The gates of the transistors 5, 6 are driven by a control signal C2 which is equivalent to a control signal CTRL. The gates of the transistors 4, 7 are driven by a control signal C1 obtained from the control signal CTRL via the inverter 3. This means that the control signals C1 and C2 are inverted with respect to one another.

When, in the demultiplexer shown in Fig. 3, the control signal C1 is at "0", then the transistor 4 is on, while the transistor 7 is off. In this case, the control signal C2 is at "1", which means that the transistor 5 is on, while the transistor 6 is off. In other words, when the control signal CTRL is at "1", the pass element 2 is on, while the pass element 1 is off.

In the circuit arrangement shown in Fig. 3, the addition of the inverter 3 now causes the signal C1 to be somewhat delayed in relation to the signal C2, because it has to pass through the inverter 3. In other words, in the circuit arrangement shown in Fig. 3, the pass elements 1, 2 are each driven at different speeds, which is a disadvantage for time-critical applications of the multiplexer or demultiplexer, because, due to the fact driving occurs at different times, the input

signals IN1 and IN2 are supplied to the output OUT with the same delay.

Summary of the Invention:

- 5 It is accordingly an object of the invention to provide an optimized-delay multiplexer or demultiplexer, which overcomes the above-mentioned disadvantages of the heretofore-known devices and methods of this general type and which is capable of providing a time-synchronous output signal for time-  
10 critical applications as well.

With the foregoing and other objects in view there is provided, in accordance with the invention, an optimized-delay multiplexer or demultiplexer, comprising:

- 15 a first path carrying a control signal and a second path receiving the control signal;

an inverter connected in the second path for inverting the control signal and forming an inverted control signal;

- a first pass element connected in the first path and driven by  
20 the control signal directly;

a second pass element connected in the second path and driven by the inverted control signal; and

a third pass element connected in the first path for  
simulating a delay caused by the inverter.

In accordance with an added feature of the invention, the  
5 first pass element has an input receiving an input signal and  
the second pass element has an input receiving an input signal  
separate from the input signal of the first pass element.

In accordance with an additional feature of the invention, the  
10 first pass element has an input receiving an input signal and  
the second pass element has an input receiving the input  
signal in an inverted state.

In accordance with a concomitant feature of the invention, the  
15 first, second, and third pass elements each include an n-  
channel MOS transistor and a p-channel MOS transistor  
connected in parallel with the n-channel MOS transistor.

In other words, the above-noted objects of the invention are  
20 satisfied with a multiplexer of the type mentioned in the  
introduction in which the first control path is provided with  
an additional pass element which simulates the delay caused by  
the inverter.

25 Hence, the optimized-delay multiplexer (or demultiplexer)  
according to the invention uses an additional optimized pass

element in the path of the control signal which is not provided with an inverter. The additional pass element simulates the time delay inevitably introduced by the inverter, so that the respective control signals arrive at the  
5 pass elements simultaneously.

It has also been found that pass elements are generally more suitable as "switches" than are tristate inverters, if the latter are observed using a process window. Tristate inverters  
10 are active or amplifying switches in which process fluctuations have a much more pronounced effect on the switching speed than on "passive" pass elements. Thus, in a poor p-channel FET, the rising output edge is slow, whereas this is the falling output edge in the case of an n-channel  
15 FET. This means that the variation of pass elements obtained from a wafer is smaller than process-related fluctuations during the manufacture of tristate inverters.

The inertia of the pass elements during switching also causes  
20 an output signal to be produced which is delayed uniformly with respect to the control signal, even if the individual control signals for the respective pass elements do not switch at exactly the same instant.

25 Other features which are considered as characteristic for the invention are set forth in the appended claims.

Although the invention is illustrated and described herein as embodied in an optimized-delay multiplexer, it is nevertheless not intended to be limited to the details shown, since various  
5 modifications and structural changes may be made therein without departing from the spirit of the invention and within the scope and range of equivalents of the claims.

The construction and method of operation of the invention,  
10 however, together with additional objects and advantages thereof will be best understood from the following description of specific embodiments when read in connection with the accompanying drawings.

15 Brief Description of the Drawings:

Fig. 1 is a circuit schematic of a first exemplary embodiment of the multiplexer according to the invention;

Fig. 2 is a circuit schematic of a second exemplary embodiment  
20 of the multiplexer according to the invention; and

Fig. 3 is a circuit schematic of a prior art multiplexer.

Description of the Preferred Embodiments:

Identical and functionally equivalent components in Figs. 1 and 2 are identified with the same reference symbols as in Fig. 3.

5

Referring now to the figures of the drawing that illustrate the invention and first, particularly, to Fig. 1 thereof, there is seen an additional pass element 8 in the path of the control signal C2. Like the pass elements 1 and 2, the

10 additional pass element 8 comprises an n-channel MOS transistor 9 and a p-channel MOS transistor 10. Gates of these transistors 9 and 10, which are connected in parallel with one another, like the transistor pairs 4, 5 and 6, 7, have supply voltages VDD and VSS, respectively, applied to them.

15 The pass element 8 is designed or "optimized" such that its delay is equivalent to the delay of the inverter 3. This ensures that the signals C1 and C2 obtained from the control signal CTRL switch the transistors 4 to 7 at the same time, so  
20 that, for time-critical applications as well, the output signal is guaranteed to be obtained at the output OUT with the same delay in each case.

Fig. 2 shows an exemplary embodiment in which there is only  
25 one input signal IN1, which is fed to the pass element 1 directly and to the pass element 2 via a further inverter 11.



One advantageous use of the multiplexer according to the invention, for example, is where the control signal CTRL is dynamic and input signals IN1, IN2 are more likely static, for example in order to produce an XOR gate in which the control signal CTRL has a constant delay up to the output OUT.

We claim:

1. An optimized-delay multiplexer, comprising:

a first path carrying a control signal and a second path receiving the control signal;

an inverter connected in said second path for inverting the control signal and forming an inverted control signal;

a first pass element connected in said first path and driven by the control signal directly;

a second pass element connected in said second path and driven by the inverted control signal; and

a third pass element connected in said first path for simulating a delay caused by said inverter.

2. The optimized-delay multiplexer according to claim 1, wherein said first pass element has an input receiving an input signal and said second pass element has an input receiving an input signal separate from the input signal of said first pass element.

3. The optimized-delay multiplexer according to claim 1, wherein said first pass element has an input receiving an

input signal and said second pass element has an input receiving the input signal in an inverted state.

4. The optimized-delay multiplexer according to claim 1, wherein the first pass element, the second pass element, and the third pass element each comprises an n-channel MOS transistor and a p-channel MOS transistor connected in parallel with said n-channel MOS transistor.

Abstract of the Disclosure:

The optimized-delay multiplexer includes at least two pass elements that are respectively driven via a first path by a control signal directly, and via a second path by the control  
5 signal inverted by an inverter. A further pass element is connected in the first path to simulate the delay caused by the inverter. As a result, the at least two pass elements are switched simultaneously.

WHS:tg - 98P1716F//5/6/99

Fig. 1




Fig. 2





Fig. 3



Docket No.: GR 98 P 1716

COMBINED DECLARATION AND POWER OF ATTORNEY  
IN ORIGINAL APPLICATION

As a below named inventor, I hereby declare that: my residence, post office address and citizenship are as stated below next to my name; that I verily believe that I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

OPTIMIZED-DELAY MULTIPLEXER

described and claimed in the specification bearing that title, that I understand the content of the specification, that I do not know and do not believe the same was ever known or used in the United States of America before my or our invention thereof, or patented or described in any printed publication in any country before my or our invention thereof or more than one year prior to this application, that the same was not in public use or on sale in the United States of America more than one year prior to this application, that the invention has not been patented or made the subject of an inventor's certificate issued before the date of this application in any country foreign to the United States of America on an application filed by me or my legal representatives or assigns more than twelve month prior to this application, that I acknowledge my duty to disclose information of which I am aware which is material to the examination of this application under 37 C.F.R. 1.56a, and that no application for patent or inventor's certificate of this invention has been filed earlier than the following in any country foreign to the United States prior to this application by me or my legal representatives or assigns:

German Application Serial No. 198 21 455.3, filed May 13, 1998, the International Priority of which is claimed under 35 U.S.C. § 119.

I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith:

HERBERT L. LERNER (Reg.No.20,435)  
LAURENCE A. GREENBERG (Reg.No.29,308)  
WERNER H. STEMER (Reg.No.34,956)  
RALPH E. LOCHER (Reg.No. 41,947)

Address all correspondence and telephone calls to:

LERNER AND GREENBERG, P.A.  
POST OFFICE BOX 2480  
HOLLYWOOD, FLORIDA 33022-2480  
Tel: (954) 925-1100  
Fax: (954) 925-1101

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

FULL NAME OF FIRST JOINT INVENTOR: PATRICK HEYNE

INVENTOR'S SIGNATURE: \_\_\_\_\_

DATE: \_\_\_\_\_

Residence: MÜNCHEN, GERMANY

Country of Citizenship: GERMANY

Post Office Address: SCHLIERSEESTRASSE 5  
D-81541 MÜNCHEN  
GERMANY

FULL NAME OF SECOND JOINT INVENTOR: THORALF GRÄTZ

INVENTOR'S SIGNATURE: \_\_\_\_\_

DATE: \_\_\_\_\_

Residence: DRESDEN, GERMANY

Country of Citizenship: GERMANY

Post Office Address: STRIESENER STRASSE 18  
D-01307 DRESDEN  
GERMANY

FULL NAME OF THIRD JOINT INVENTOR: DIETER HÄRLE

INVENTOR'S SIGNATURE: \_\_\_\_\_

DATE: \_\_\_\_\_

Residence: MÜNCHEN, GERMANY

Country of Citizenship: GERMANY

Post Office Address: SCHLIERSEESTRASSE 3  
D-81541 MÜNCHEN  
GERMANY

---

FULL NAME OF FOURTH JOINT INVENTOR: BRET JOHNSON

INVENTOR'S SIGNATURE: \_\_\_\_\_

DATE: \_\_\_\_\_

Residence: MÜNCHEN, GERMANY

Country of Citizenship: USA

Post Office Address: ALFRED-NEUMANN-ANGER 15  
D-81737 MÜNCHEN  
GERMANY

---